REALIZATION OF A DC MICROGRID USING A HAMILTONIAN BASED CONTROLS SOLUTION by Heath, Matthew J.
Michigan Technological University 
Digital Commons @ Michigan Tech 
Dissertations, Master's Theses and Master's 
Reports - Open 
Dissertations, Master's Theses and Master's 
Reports 
2013 
REALIZATION OF A DC MICROGRID USING A HAMILTONIAN 
BASED CONTROLS SOLUTION 
Matthew J. Heath 
Michigan Technological University 
Follow this and additional works at: https://digitalcommons.mtu.edu/etds 
 Part of the Electrical and Computer Engineering Commons, and the Mechanical Engineering 
Commons 
Copyright 2013 Matthew J. Heath 
Recommended Citation 
Heath, Matthew J., "REALIZATION OF A DC MICROGRID USING A HAMILTONIAN BASED CONTROLS 
SOLUTION", Master's Thesis, Michigan Technological University, 2013. 
https://digitalcommons.mtu.edu/etds/783 
Follow this and additional works at: https://digitalcommons.mtu.edu/etds 
 Part of the Electrical and Computer Engineering Commons, and the Mechanical Engineering Commons 
REALIZATION OF A DC MICROGRID USING A HAMILTONIAN BASED
CONTROLS SOLUTION
By
Matthew J. Heath
A THESIS
Submitted in partial fulfillment of the requirements for the degree of
MASTER OF SCIENCE
In Mechanical Engineering
MICHIGAN TECHNOLOGICAL UNIVERSITY
2013
c© 2013 Matthew J. Heath
This thesis has been approved in partial fulfillment of the requirements for the Degree of
MASTER OF SCIENCE In Mechanical Engineering.
Department of Mechanical Engineering - Engineering Mechanics
Thesis Advisor: Dr. Gordon G. Parker
Committee Member: Dr. Wayne W. Weaver
Committee Member: Dr. John E. Beard
Department Chair: Dr. William W. Predebon
To my father.
For all those projects that led me to where I am now, this one’s for you.
Contents
List of Figures . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . vi
List of Tables . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . viii
Acknowledgments . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ix
Preface . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . x
Abstract . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . xi
1 Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
1.1 Motivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2
1.2 Controller and Energy Storage Considerations . . . . . . . . . . . . . . . . 3
1.3 Hamiltonian Surface Shaping and Power Flow Control . . . . . . . . . . . 4
2 DC Microgrid Realization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 5
2.1 Model Derivation . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 6
2.2 Control Law . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.3 System Realization . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20
2.4 Converter Calibration . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
iv
2.5 Simulation Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 31
2.5.1 Case 1 Simulation - Constant Power Step Event . . . . . . . . . . . 33
2.5.2 Case 2 Simulation - Power Deficit Step Event . . . . . . . . . . . . 36
2.6 Experimental Analysis . . . . . . . . . . . . . . . . . . . . . . . . . . . . 39
2.6.1 Case 1 Hardware Testing - Constant Power Step Event . . . . . . . 42
2.6.2 Case 2 Hardware Testing - Power Deficit Step Event . . . . . . . . 45
3 Conclusions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 47
3.1 Summary of Findings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 48
3.2 Future Work . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
References . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
A Converter Calibration Data . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
B MATLAB Code . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
B.1 Data Analysis Script . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
B.2 Fast Fourier Transform Script . . . . . . . . . . . . . . . . . . . . . . . . . 62
B.3 Fast Fourier Transform Window Script . . . . . . . . . . . . . . . . . . . . 63
B.4 Fast Fourier Transform Normalization Script . . . . . . . . . . . . . . . . . 64
v
List of Figures
2.1 High level DC microgrid topology consisting of two sources with converter
level storage and a constant RC load with bus level storage. . . . . . . . . . 6
2.2 Five-state boost converter schematic. . . . . . . . . . . . . . . . . . . . . . 7
2.3 Single-state boost converter schematic. . . . . . . . . . . . . . . . . . . . . 9
2.4 DC microgrid consisting of two sources with converter level storage and a
constant RC load with bus level storage adapted from turotial architecture
in [11]. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2.5 Source subsystem boost converter and embedded controller. . . . . . . . . . 21
2.6 Realization of the high bandwidth current source/sink device. . . . . . . . . 22
2.7 Common node DC bus. . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
2.8 Boost converter calibration topology. . . . . . . . . . . . . . . . . . . . . . 25
2.9 3rd order polynomial solution space of Eq. 2.22 for vi= 40V over the range
20% ≤ λi ≤ 80% and 0.5 A ≤ ii ≤ 3.5 A. . . . . . . . . . . . . . . . . 27
2.10 3rd order polynomial solution space of Eq. 2.24. . . . . . . . . . . . . . . . 29
2.11 Linear solution space of Eq. 2.22 for vi = 40 V over the range
20% ≤ λi ≤ 60% and 1.0 A ≤ ii ≤ 3.5 A. . . . . . . . . . . . . . . . . 30
vi
2.12 States i1 and i2 for case 1 step changes in ii,r. . . . . . . . . . . . . . . . . . 34
2.13 State errors e1 and e2 for case 1 step changes in ii,r. . . . . . . . . . . . . . 35
2.14 ∆ui in storage systems for case 1 step changes in ii,r. . . . . . . . . . . . . . 35
2.15 States i1, i2, and vb for case 2 step changes in i1,r. . . . . . . . . . . . . . . 37
2.16 State errors e1, e2, and eb for case 2 step changes in i1,r. . . . . . . . . . . . 37
2.17 ∆ui in storage systems for case 2 step changes in i1,r. . . . . . . . . . . . . 38
2.18 Experimental results for case 1 step changes in ii,r. . . . . . . . . . . . . . 42
2.19 Converter current FFT results for case 1 step changes in ii,r. . . . . . . . . . 43
2.20 Filtered converter current signals for case 1 step changes in ii,r. . . . . . . . 44
2.21 Experimental results for case 2 step changes in i1,r. . . . . . . . . . . . . . 45
3.1 Absolute error between linear regression and calculated mean Ri. . . . . . . 51
vii
List of Tables
A.1 Converter calibration data for Ri and η calculations. . . . . . . . . . . . . . 57
viii
Acknowledgments
I would not be here today without the mentoring of Dr. Gordon Parker. Your patience,
guidance, and encouragement have been so very much appreciated over these past few
years. Thank you for everything.
To my committee members, Dr. Wayne Weaver and Dr. John Beard, I would like to extend
my gratitude for helping me complete this work and all they have taught me during my
time at Michigan Tech.
My graduate experience would not have been the same without the help of Dr. Dave Wilson
and Dr. Rush Robinett. Europe was a blast; thank you for the adventure.
Mom, Dad, and Rachel, your love and support has helped me stay the course and achieve
so much. I am truly blessed to have you all in my life. Thank you so much.
To all the friends whom I share so many good memories, thank you for some of the best
years of my life. Eddy Trinklein and Trever Hassell, your advice and friendship over the
years has been more impactful than I’m sure you know. Thank you both.
Lastly, I would like to thank Gowtham for his LATEX template which has saved me countless
hours in the creation of this work. If I ever meet you, the first round is on me.
ix
Preface
This work contains content that is planned for submission as a journal article entitled
"Realization of a DC Microgrid Utilizing Hamiltonian Surface Shaping and Power Flow
Control". Being the first author, I wrote the manuscript and performed the associated
analysis. Robert Smith helped with the physical realization process. Dr. Parker and Dr.
Weaver assisted with technical guidance and the revision process. Dr. Wilson and Dr.
Robinett acted as the project primary investigators and assisted with technical guidance
and revisions throughout the course of the project. A substantial portion of the original
manuscript has been included with alterations to fit the tone and flow of this work.
x
Abstract
Future power grids are envisioned to be serviced by heterogeneous arrangements of
renewable energy sources. Due to their stochastic nature, energy storage distribution
and management are pivotal in realizing microgrids serviced heavily by renewable
energy assets. Identifying the required response characteristics to meet the operational
requirements of a power grid are of great importance and must be illuminated in order
to discern optimal hardware topologies. Hamiltonian Surface Shaping and Power Flow
Control (HSSPFC) presents the tools to identify such characteristics. By using energy
storage as actuation within the closed loop controller, the response requirements may be
identified while providing a decoupled controller solution. A DC microgrid servicing a
fixed RC load through source and bus level storage managed by HSSPFC was realized in
hardware. A procedure was developed to calibrate the DC microgrid architecture of this
work to the reduced order model used by the HSSPFC law. Storage requirements were
examined through simulation and experimental testing. Bandwidth contributions between
feed forward and PI components of the HSSPFC law are illuminated and suggest the
need for well-known system losses to prevent the need for additional overhead in storage
allocations. The following work outlines the steps taken in realizing a DC microgrid and
presents design considerations for system calibration and storage requirements per the
closed loop controls for future DC microgrids.
xi
Chapter 1
Introduction
The following work outlines the realization of a DC microgrid using HSSPFC. Chapter
1 presents the microgrid concept including an overview of current control solutions,
storage distribution, management, and HSSPFC. Chapter 2 introduces the DC microgrid
architecture used in this work. Assumptions are defined and the mathematical model of
the system is presented. The control law of HSSPFC is derived and applied to the DC
microgrid architecture where a calibration method for parameter identification is outlined
in detail. Storage requirements are first illuminated through simulation analysis and are
echoed in hardware testing. Chapter 3 concludes with a summary of findings for this
work and offers suggestions on methods for improving the realization process for future
microgrids.
Material contained in this chapter is planned for submission as a journal publication entitled "Realization of
a DC Microgrid Utilizing Hamiltonian Surface Shaping and Power Flow Control".
1
1.1 Motivation
The inclusion of high penetration renewables while reducing dependency on fossil fuel
storage mediums is a desirable design consideration for future power grids and aligns
with the concept of a microgrid; an agile power grid with varying topology of distributed
generation, storage, and loads with power flows serviced by an intelligent control system.
The microgrid concept was presented by Dr. Robert Lasseter where its ability to
intelligently shed loads or decouple portions of the system in response to transients is
desirable when considering the stochastic nature of renewable energy sources [1, 2].
While the potential applications of a microgrid are extensive, the dynamic topology of a
microgrid has attracted military interest with regard to forward operating bases; specifically
in adopting hybrid architectures in military vehicle fleets to meet operational energy
requirements. Doing so would allow various grid assets to be replaced or assisted by the
power generation and storage capabilities of a hybrid vehicle through a vehicle-to-grid
approach which may increase energy security while reducing operational cost [3]. While
hybrid technologies are readily available, significant strides in control design are required
in order to realize such a system.
2
1.2 Controller and Energy Storage Considerations
Droop control presents one means to manage the operation of a microgrid. By considering
the DC bus voltage as local information, the interconnects between the grid assets and
the common DC bus can be controlled [4]. This allows for a modular system where
a varying topology is achievable without having to re-engineering a controller solution
or use a ubiquitous communication network [1]. Harmoniously managing these assets
becomes necessary when considering the objectives of the microgrid including maintaining
the desired bus voltage while servicing loads of varying priority. Perhaps the greatest
enabler of the microgrid design is the notion of distributed storage where an intelligent
controls solution becomes paramount when considering the stochastic nature of microgrid
assets rich in renewables. Furthermore, this notion may be expanded upon by developing
optimal guidance control laws that extermize energy storage metrics when coupled to the
microgrid control law.
Work conducted by Weaver and Heath et al. suggest utilizing localized fast time scale
storage mediums to maintain operational objectives when considering transients and stress
the importance of an optimal distribution of storage [5, 6] . As such, identifying the storage
and closed loop controller requirements with regards to the objective of the microgrid
becomes necessary for efficient design. While conventional storage mediums take the
form of fossil fuels or water impoundments, future storage systems are envisioned to be
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some combination of batteries, capacitors, and/or flywheels in order to meet the dynamic
response requirements of the closed loop microgrid controller. The automotive sector is
considering similar prospects of hybrid storage devices where initiatives aim to couple
supercapacitor and battery technologies to extremize response times and energy densities
to meet power requirements for Electric Vehicles (EVs) [7].
1.3 Hamiltonian Surface Shaping and Power Flow
Control
Through their work, Wilson et al. proposed Hamiltonian Surface Shaping and Power Flow
Control (HSSPFC) as a novel controls solution for microgrids serviced by high penetration
renewables [8, 9, 10]. By utilizing storage devices as the system actuators, a controls
solution whose stability is insured by applying concepts of Llyapunov stability to the
system’s Hamiltonian is achievable [11]. The benefits for fielding HSSPFC in a microgrid
are binal in execution. First, the closed loop actuator equations are decoupled and result in a
truly modular topology which aligns with the microgrid paradigm. Second, by considering
the controller effort the required storage dynamics may be illuminated when subjecting the
microgrid to various operation conditions. As such, HSSPFC presents itself as a useful tool
in the realization of future microgrids.
4
Chapter 2
DC Microgrid Realization
This chapter contains the methodologies used in realizing a DC microgrid and applying
HSSPFC to manage the distributed storage assets of the power grid. The DC microgrid
architecture is introduced and assumptions are defined. Derivation of the control law is
presented per the results of Wilson et al. in [11] and applied to the DC microgrid. The
hardware realization process is outlined and described in detail. A calibration procedure
is developed to apply the reduced order model used in HSSPFC to the realized system.
Storage requirements are illuminated through simulation and hardware testing where two
test cases are considered in order to demonstrate the value of HSSPFC. The first of which
considers a step event where the total power sourced to the load is maintained while the
second examines a step event where a power deficit develops.
Material contained in this chapter is planned for submission as a journal publication entitled "Realization of
a DC Microgrid Utilizing Hamiltonian Surface Shaping and Power Flow Control".
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2.1 Model Derivation
Converter 1
Converter 2
vb
Rb
Cb
ub
u1
u2
v1
v2
Figure 2.1: High level DC microgrid topology consisting of two sources
with converter level storage and a constant RC load with bus level storage.
Figure 2.1 depicts a high level overview of the microgrid architecture used for this work.
Subsystems 1 and 2 are defined as sources consisting of a renewable voltage source, vi,
in series with a bidirectional, high bandwidth, storage device denoted ui. The series
contributions of both vi and ui interface to the grid via a boost converter. Subsystem 3
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is a constant RC load that possesses storage characteristics as denoted by ub. The bus
storage device is treated as a high bandwidth ideal current source capable of both sourcing
and sinking current. Subsystem 4 is the common node DC bus of the microgrid.
To characterize converter dynamics, a continuous average mode modeling approach for
a boost converter was used [12]. A five-state model of the source converter is shown in
Figure 2.2 with its averaged differential equations shown in Eq. 2.1,
Rline,i Lline,i
Cline,i
Rin,i Lin,i  i
1   i
Rout,i Lout,i
Cout,i
vi + ui
vb
Figure 2.2: Five-state boost converter schematic.
Lline,i
diLline,i
dt
= vi+ui− iLline,iRline,i− vCline,i,
Cline,i
dvCline,i
dt
= iLline,i− iLin,i,
Lin,i
diLin,i
dt
= vCline,i− iLin,iRin,i−λvCout,i,
Cout,i
dvCout,i
dt
= λ iLin,i− iLout,i,
Lout,i
diLout,i
dt
= vCout,i− iLout,iRout,i− vb.
(2.1)
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The interconnect between the series input from renewable source vi and converter level
storage ui is modeled through the line parameters Rline,i, Lline,i, and Cline,i which are the
line resistance, inductance, and capacitance, respectively. Regarding the low side of the
boost converter, the converter resistance and low side inductor are parameterized by Rin,i
and Lin,i. Likewise, the high side of the converter is modeled by output line resistance,
Rout,i, and inductance, Lout,i. The capacitorCout,i is used to maintain a stable output voltage
upstream of the converter switching network when connected to the DC bus with bus
voltage represented by vb.
A single-state reduced order boost converter model was created to deploy HSSPFC to the
DC microgrid. To accomplish this, the five-state converter model of Figure 2.2 was reduced
to the single-state model of Figure 2.3 through the following assumptions. By considering
the resulting contributions to the overall dynamics of the converter model, both the input
line inductance, Lline,i, and capacitance, Cline,i, were considered negligible. Furthermore,
both the output voltage and current of the converter may readily be determined through
the ratiometric relationship between their corresponding input values and the converter
duty cycle, λi. As such, the contributing dynamics of high side capacitor, Cout,i, and line
inductance, Lout,i, are neglected. Regarding the low side inductor of the converter, its value
was readily measured from the selected component and was redefined as Li. The converter
resistance, Rin,i, was redefined as Ri and represents the net resistance of the converter and
line resistances, Rline,i and Rout,i. The empirical value for Ri was determined through an
experimental procedure which is covered in detail in Section 2.4.
8
vi + ui
Ri Li  i
1   i
vb
Figure 2.3: Single-state boost converter schematic.
Substituting the single-state boost converter model of Figure 2.3 into the DC microgrid of
Figure 2.1 yields the architecture considered in this work and was chosen such that it would
mirror the tutorial architecture in [11].
9
v1
v2
u1
u2
R1
R2
L1
L2
 1
1   1
1   2
 2
vb
Cb
Rb
ub
Figure 2.4: DC microgrid consisting of two sources with converter level
storage and a constant RC load with bus level storage adapted from turotial
architecture in [11].
Defining the converter inductor current, ii, and bus voltage, vb, as the states, the resulting
governing equations for the DC microgrid are shown in Eq. 2.2,
Li
dii
dt
=−Riii−λivb+ vi+ui,
Cb
dvb
dt
=
n
∑
i=1
λiii− 1Rb vb+ub.
(2.2)
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The parameters Li, Ri, and λi are the converter’s inductance, resistance, and duty cycle,
respectively. The RC load is characterized by resistance, Rb, and capacitance, Cb.
2.2 Control Law
From the work of Wilson et al. in [11], the storage request ui and ub are defined as the
actuators of the system through the control law of Eq. 2.3,
ui = Riii,r+λivb,r− vi+KP,iei+KI,i
∫
ei dt,
ub =−
n
∑
i=1
λiii,r+
1
Rb
vb,r+KP,beb+KI,b
∫
eb dt,
(2.3)
which relies on the state error vector of Eq. 2.4,
e=

e1
e2
eb

=

x1,r− x1
x2,r− x2
xb,r− xb

=

i1,r− i1
i2,r− i2
vb,r− vb

. (2.4)
Substituting the HSSPFC control law of Eq. 2.3 into the governing system equations of
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Eq. 2.2 gives the closed loop system of Eq. 2.5,
Li
dii
dt
= (Ri+KP,i)ei+λieb+KI,i
∫
ei dt,
Cb
dvb
dt
=−
n
∑
i=1
λiei+(
1
Rb
+KP,b)eb+KI,b
∫
eb dt.
(2.5)
The physical significance of this control law becomes apparent when considering its
contributions in terms of power while delineating between the feed forward and PI terms.
Multiplying Eq. 2.3 by its respective state reference values reformulates the control law in
terms of required converter storage power, Pi, and bus storage power, Pb, as is shown in
Eq. 2.6,
Pi = ii,rui = Rii2i,r+λivb,rii,r− viii,r+ ii,r(KP,iei+KI,i
∫
ei dt),
Pb = vb,rub =−
n
∑
i=1
λivb,rii,r+
1
Rb
v2b,r+ vb,r(KP,ieb+KI,b
∫
eb dt).
(2.6)
During steady state operation, the PI portion of Eq. 2.6 drops out leaving only the feed
forward portion of the control law. For the boost converter power equation, this occurs
when the power balance of the converter is met by the source input voltage, vi, for a unique
set of λi, ii,r, and vb,r when Ri is well-known. The bus power equation occurs when the
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load, Rb, is serviced in full by the contributions of the source subsystems for a given bus
voltage. Such operating conditions are potentially inclusive which suggest that if the load
and converter losses are well-known, there exist unique sets of converter and bus level
parameters which enable the source and bus subsystems to harmoniously operate in steady
state. It is at these operating conditions that the converter storage power, Pi, and bus storage
power, Pb, are zero and therefore no storage is required. If the converter current or bus
voltage reference values are selected such that the power balance is not met then a non-zero
storage term occurs. Physically, this is the inclusion of the converter storage power, Pi, or
bus storage power, Pb, within its respective subsystem materialized through the controller
effort in the PI terms.
The control law of Eq. 2.3 is derived using Lyapunov’s direct method when using an energy
functional that is a function of the state error vector of Eq. 2.4. A thorough derivation of
the control law is presented in [11] while its key components are considered here; the most
important of which being the application of using the system error state Hamiltonian as a
Lypunov candidate function to insure the stability of Eq. 2.3.
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Shown in Eq. 2.7 are the governing system equations of Eq. 2.2 recast in matrix notation,

L1 0 0
0 L2 0
0 0 Cb


i˙1
i˙2
v˙b

=

−R1 0 −λ1
0 −R2 −λ2
λ1 λ2 − 1Rb


i1
i2
vb

+

v1
v2
0

+

u1
u2
ub

.
(2.7)
A compressed variant is given in Eq. 2.8,
[M] x˙=
[
R¯+ R˜
]
x+ v+u, (2.8)
where R¯ is a diagonal matrix of system losses R1, R2, and 1Rb and R˜ is a skew-symmetric
matrix of converter duty cycles λ1 and λ2.
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The error state vector of Eq. 2.4 is then governed by Eq. 2.9,
[M] e˙=
[
R¯+ R˜
]
e+ v+{ur−u} , (2.9)
where ur is the reference control input vector. Having defined the error state governing
equations, the control law of Eq. 2.3 may be derived through Lypunov’s direct method
when using the system error state Hamiltonian as the Lyapunov candidate function.
The energy based candidate function is defined in Eq. 2.10,
H =
1
2
eTM e,
=
1
2
{
e1 e2 eb
}

L1 0 0
0 L2 0
0 0 Cb


e1
e2
eb

,
=
1
2
L1e21+
1
2
L2e22+
1
2
Cbe2b,
= EL1 +EL2 +ECb ,
(2.10)
where EL1 , EL2 , and ECb are the energy error values for converter inductors L1, L2, and bus
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capacitor Cb. Furthermore, the Hamiltonian function may readily be shown to be positive
definite about e= 0 thus satisfying the first lemma of Lyapunov’s direct method.
The second lemma, where stability is determined through the inequality H˙ < 0, is examined
in Eq. 2.11 - 2.13,
H˙ = eTM e˙,
= eT [Mx˙r−Mx˙] ,
= eT
[[
R¯+ R˜
]
xr+ v+ur−
[
R¯+ R˜
]
x− v−u] ,
= eT
[[
R¯+ R˜
]
e+{ur−u}
]
,
= eT R¯ e+ eT∆u,
(2.11)
where eT R˜ e = 0 due to its skew-symmetric form and
∆u= ur−u=−KPe−KI
∫
e dt. (2.12)
Substitution of Eq. 2.12 into Eq. 2.11 yields the second stability constraint of Lyapunov’s
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second method,
H˙ = eT [R¯−KP]e− eTKi
∫
e dt < 0, (2.13)
where,
eT [KP− R¯]e>−eTKI
∫
e dt. (2.14)
From the stability inequality of Eq. 2.14, it may be shown that the section of KP is bound
by the constraints of Eq. 2.15 in order to insure the second stability lemma is met,
KP,i >−Ri,
KP,b >− 1Rb .
(2.15)
Having insured stability, the control law of Eq. 2.3 may be realized when considering the
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reference state vector governed by Eq. 2.16,
[M] x˙r =
[
R¯+ R˜
]
xr+ v+ur. (2.16)
Substituting Eq. 2.12 into Eq. 2.16,
[M] x˙r =
[
R¯+ R˜
]
xr+ v+u−KPe−KI
∫
e dt,
and solving for u in steady state,
u=−[R¯+ R˜]xr− v+KPe+KI ∫ e dt, (2.17)
yields the final form of the HSSPFC law.
From Eq. 2.17, the resulting closed loop system is linear time-invariant when using the
state reference vector and fixed values for converter duty cycles. Using the state vector in
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Eq.2.17 and allowing λi to vary in order to meet the operational objectives of the microgrid
results in a non-linear system with the closed loop equations of Eq. 2.18,
[M] x˙= KPe+KI
∫
e dt. (2.18)
Here the second derivative of Eq. 2.18 illuminates an undesirable transient response
characteristic for changes the state reference vector,
d2
dt2
xr = e¨+M−1KPe˙+M−1KIe, (2.19)
and suggest the use of a pre-filter such as that of Eq. 2.20 to mitigate such behavior per the
analysis in [13],
x
xr
=
KI
KPs+KI
. (2.20)
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2.3 System Realization
To apply the HSSPFC control law of Eq. 2.3 in hardware, a test bench scale microgrid
was created that mirrors the topology of Figure 2.4. Source subsystems were realized
through boost converters where the series contribution of vi and ui was emulated by a
programmable DC power supply. The bus storage took the form of a supercapacitor
bank connected to the DC bus through a bidirectional buck-boost converter. For controls
implementation, a real-time distributed embedded controller network of PC/104’s running
instances of xPCTarget was used. A UDP communication network was used to pass
reference commands from a supervisory controller to each subsystem controller while
RS232 was used to communicate between the source subsystem controllers and their
respective power supplies.
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Figure 2.5: Source subsystem boost converter and embedded controller.
Figure 2.5 depicts the 4 channel bidirectional power converter and real-time embedded
controller of the source subsystem. For the source subsystems, the converter was
configured to run in a boost arrangement where power flow was directed through a diode to
prevent back feeding into the power supply unit. A Magna Power XR series programmable
DC power supply was used to emulate vi and ui where vi was set to a constant and ui
was determined by the control law of Eq. 2.3. A power resistor was placed in series
with the output channel of the power converter in order to add damping to the realized
system. These were measured to be 1.045 Ω and 1.044 Ω for source subsystems 1 and 2,
respectively. While neglected per the assumptions of Section 2.2, a capacitor was attached
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to the output of the boost converter in order to maintain a steady output voltage. A parallel
arrangement of film capacitors was chosen in part for its high ripple current while not
imposing significant dynamics on the system. These capacitors were measured to be 31.22
µF and 31.231 µF for source subsystems 1 and 2, respectively. The input inductors L1 and
L2 were made from two smaller toroid core inductors in series with measured inductances
1.989 mH and 2.002 mH, respectively. Control signals were sampled by the A/D of the
PC/104 stack with all values filtered in both hardware and software to reduce artifacts of the
converter switching network in the measured signals. The sample rate of the controller was
limited to 100 Hz due to the communication and internal closed loop controller bandwidth
of the Magna Power system.
Overvoltage*
Protec-on*
Circuit*
High*Bandwidth*Current*
Source/Sink*Device*
System**
Interconnect*
Power*Resistors*
Figure 2.6: Realization of the high bandwidth current source/sink device.
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The high bandwidth current source/sink device is shown in Figure 2.6 and is made of 20
Maxwell K2 BCAP3000 capacitors. This results in a series capacitance of 150 F at 54 V .
The output terminal voltage of the capacitor bank is monitored by an overvoltage protection
circuit which is calibrated to trigger at 40 V . When active, the power resistors depicted in
Figure 2.6 are switched in parallel with the capacitor bank output terminals and dissipate
the stored capacitor energy. The circuit remains active until the capacitor bank reaches 15
V . Current flow is managed by a buck-boost power converter as dictated by the control
law of Eq. 2.3; no protection circuitry is utilized. The converter duty cycle is driven by
a PID controller wrapped around an error function of the converter output current relative
to the commanded value of ub. This converter is connected in a similar arrangement as
the source subsystems but is operated bidirectionally. Control signals were sampled in an
identical manner as the source subsystems where vb was defined as the output voltage of
the buck-boost converter. As such, it should be noted that the measured value for vb was
inferred from the output connection from the buck-boost converter and not directly across
the RC load.
Both the power converter of Figure 2.5 and super capacitor bank of Figure 2.6 were realized
by researchers in the Michigan Tech Electrical and Computer Engineering Department in
support of this project.
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Figure 2.7: Common node DC bus.
Shown in Figure 2.7 is the common node DC bus of the realized microgrid. Connections
between the source subsystems, high bandwidth current source/sink device, and fixed RC
load interface through selectable breakers. The fixed RC load is comprised of two series
power resistors in a parallel arrangement with a film capacitor. These components were
measured to be Rb = 102.6 Ω, and Cb = 10.41 µF , respectively.
2.4 Converter Calibration
To realize the results of [11] and apply the HSSPFC to the DC microgrid, the resistance of
the reduced order boost converter model was required. To accomplish this, an experimental
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procedure was developed to map the solution space of Eq. 2.21,
Ri =
vi+ui−λivb−KP,iei−KI,i
∫
ei dt
ii,r
, (2.21)
which is the analytical solution of the source subsystem control law of Eq. 2.3 when solving
for Ri. Using the topology depicted in Figure 2.8, a single source subsystem connected to
a fixed RC load was run in open loop.
vi
ui Li Ri
 i
1   i
Rb
Cb
vb
Figure 2.8: Boost converter calibration topology.
Using a fixed source voltage of vi = 40V , the converter was examined at discrete operating
points within the range 20% ≤ λi ≤ 80% and 0.5 A ≤ ii,r ≤ 3.5 A in 10% and 0.5 A
increments, respectively. At each operating point, a non-zero value developed in ei for
fixed values of vi, λi, and ii,r. The value of ui was adjusted manually through a software
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overwrite until the converter current error, ei, and associated integral state, KI,i
∫
eidt, were
driven to zero. At this point the power balance within the converter was met and Eq. 2.21
reduces to Eq. 2.22,
Ri =
vi+ui−λivb
ii,r
. (2.22)
A measurement of vb and the requested aggregate input voltage (vi+ ui) was taken which
along with the fixed values of λi and ii,r allowed for the calculation of Ri at that operating
point. Measurements of vb were taken across the fixed load while the aggregate input
voltage was measured at the output terminals of the programmable DC power supply. It is
important to note that as no bus control was present, vb was free to vary and is governed by
Eq. 2.23,
vb = λiii,r(Rb−Rloss), (2.23)
which includes the losses in the source-to-bus interconnect and is nonlinear in λiii,r. By
using the measured value of vb in Eq. 2.22, any additional resistive losses are included in
the calculated value of Ri at that operating point.
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This process was repeated for 35 discrete points to map the permissible operating space of
the boost converter calibration topology. Using this data, a polynomial surface fit of 3rd
order in λi and ii,r was created to fully map the solution space within the bounds of λi and
ii,r. The completed solution space surface is shown in Figure 2.9 along with the 35 discrete
Ri values. The R2 value of the surface fit was calculated to be 0.9939.
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Figure 2.9: 3rd order polynomial solution space of Eq. 2.22 for vi = 40 V
over the range 20% ≤ λi ≤ 80% and 0.5 A ≤ ii ≤ 3.5 A.
Examination of Figure 2.9 depicts a non-linear relationship in Ri as a function of λi and
ii,r. This behavior is best illustrated when considering Ri for low ii,r values where a global
maximum is found at maximum λi and minimum ii,r. The results of this suggest that
by moving the converter to a higher power operating point through the selection of λi
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and ii,r the effective converter resistance may be decreased. Considering the efficiency
of the boost converter within the permissible operating space provides further insight
to this behavior where an interesting relationship between Ri and converter efficiency is
illuminated. Defining the converter efficiency as the ratio of power out to power in per
Eq. 2.24,
η =
Pout
Pin
=
ii,rλivb
ii,r(vi+ui)
, (2.24)
the converter efficiency at each discrete operating point may be calculated. Shown in
Figure 2.10 is a 3rd order polynomial surface fit of the converter efficiency when seeded
by the results of Eq. 2.24.
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Figure 2.10: 3rd order polynomial solution space of Eq. 2.24.
Considering the results of Figure 2.9 and Figure 2.10, it may be shown that Ri decreases
and converter efficiency increases when moving to high power operating points through
the selection of λi and ii,r when λi is chosen to be less than or equal to the its initial value.
Moving to the same increased power operating point by selecting the proper λi and ii,r
where λi is free to be larger than its initial value results in even greater efficiency gains
but at the cost of increased Ri relative to the previous operating point. This in turn suggest
possible trade-offs between converter looses and overall efficiency through the selection of
λi and ii,r. Furthermore, the results suggest that the converter should not be operated at low
power operating points, specifically those within the lower bounds of ii,r. By restricting
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the permissible operating space to exclude these points, efficiency losses may be mitigated
while simultaneously decreasing the severity of the non-linear behavior in Ri. Limiting the
operating range to 20% ≤ λi ≤ 60% and 1.0 A ≤ ii ≤ 3.5 A yields the solution space
of Figure 2.11 where a linear regression was found to have a R2 value of 0.9103. To assign
a value to Ri, a statistical mean of 1.4126 Ω was calculated from the experimental data set
of Figure 2.11. As the converter will typically be operating in this region, this approach is
feasible.
The raw calibration data, as reported post quantization by the PC/104 stack, may be viewed
in Appendix A.
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Figure 2.11: Linear solution space of Eq. 2.22 for vi = 40 V over the range
20% ≤ λi ≤ 60% and 1.0 A ≤ ii ≤ 3.5 A.
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2.5 Simulation Analysis
By considering the power flow ∑Pouti = Pbus, where Pout,i is the source subsystem output
power and Pbus is the power supplied to the bus, storage requirements are illuminated
through the closed loop system response of Eq. 2.5. Using a Simulink model of the DC
microgrid, two test cases are considered. The first of which is a constant power step event
while the second concerns a power deficient step event.
For each case the following system parameters were used:
λ1 = 0.40
λ2 = 0.40
v1 = 40.0 V
v2 = 40.0 V
vb,r = 100.0 V
i1,r = 1.5 A
i2,r = 1.5 A
(2.25)
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To match the test bench microgrid described above, the physical parameters were set to:
L1 = 2.0 mH
L2 = 2.0 mH
R1 = 1.4126 Ω
R2 = 1.4126 Ω
Rb = 102.6 Ω
Cb = 10.41 µF
(2.26)
Per the closed loop system of Eq. 2.5, the loop gains were selected such that the
converter current response maintain ωn = 600pi radsec with 5% overshoot while bus voltage
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be over-damped with ωn = 200pi radsec . The loop gains of the Eq. 2.3 were set to:
KP,1 = 3.7906
KP,2 = 3.7906
KP,b = 0.12107
KI,1 = 7106.1
KI,2 = 7106.1
KI,b = 4.1097
(2.27)
It should be noted that for each simulation case the pre-filters of Eq. 2.20 were not used
due to the time scale of the simulation.
2.5.1 Case 1 Simulation - Constant Power Step Event
For this test case, each source subsystem is initially supplying 60 W of power to the bus
through the λiii,rvb,r term in Eq. 2.6. As the bus is of fixed resistance, Rb, the maximum
power absorbed by the load is 97.47W . This creates a surplus of power which is harvested
by the bus storage device. From a control law standpoint, this is a negative commanded
value in ub. At t = 0.005 seconds, a step change in i1,r = i2,r = 1.5 A to i1,r = 1.0 A and
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i2,r = 2.0 A causes power distribution to shift from Pout,1 = Pout,2 = 12Pbus to Pout,1 =
1
3Pbus
and Pout,2 = 23Pbus. As the net power to the bus remains constant through the step event, no
storage is required from the bus system and vb is undisturbed. The results of this simulation
are presented here where Fig. 2.12 depicts the state trajectories, Figure 2.13 the respective
state errors, and Figure 2.14 illustrates the storage required to facilitate the step changes in
ii,r.
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Figure 2.12: States i1 and i2 for case 1 step changes in ii,r.
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Figure 2.13: State errors e1 and e2 for case 1 step changes in ii,r.
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Figure 2.14: ∆ui in storage systems for case 1 step changes in ii,r.
For step changes in ii,r, the feed forward component Riii,r of Eq. 2.3 overcompensates in
its calculation of ui. This is demonstrated in Figure 2.14 where the ∆’s in ui experience a
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sudden jump when facilitating the step change in ii,r. Here the feed forward component
drives the converter currents towards the new reference value, quickly dissipating the
state error as depicted in Figure 2.13, while the remaining error is corrected by the PI
components. This overcompensation, in addition to the PI components of Eq. 2.3, results
in the fast decay trajectory of the state error and subsequent 2nd order response with slight
overshoot of the converter currents as shown in Figure 2.12. Inspection of the simulation
results determined an effective time constant of τii = 297.5 µs for the closed loop response
of the source subsystems and τui = 703.2 µs for the converter level storage.
2.5.2 Case 2 Simulation - Power Deficit Step Event
Similar to the constant power step event of case 1, each source subsystem is initially
supplying 60 W of power to the bus where a surplus of power develops. At t = 0.005
seconds, a step change in i1,r from 1.5 A to 0.75 A causes the power distribution to shift
from Pout,1 = Pout,2 = 12Pbus to Pout,1 =
1
3Pbus and Pout,2 =
2
3Pbus. The net power sourced
to the bus is then 34 that of the initial power contributions from the source subsystems and
creates a power deficit across the fixed load, Rb. A positive value in the ub develops as the
bus storage device must source current to maintain the reference bus voltage, vb,r. The state
trajectories are depicted in Figure 2.15, their associated error in Figure 2.16, and required
storage in Figure 2.17.
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Figure 2.15: States i1, i2, and vb for case 2 step changes in i1,r.
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Figure 2.16: State errors e1, e2, and eb for case 2 step changes in i1,r.
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Figure 2.17: ∆ui in storage systems for case 2 step changes in i1,r.
This ∆ in the net power supplied to the bus illuminates an interesting feature of the control
law of Eq. 2.3 where a coupling effect in the closed loop system is observed. Per the
results of Figure 2.17, u1 is shown to quickly drop negative due to the feed forward terms
of Eq. 2.3 in order to facilitate the step change in i1,r. Similar to the previous test case, the
state trajectory of i1 exhibits the same 2nd order response with slight overshoot, as depicted
in Figure 2.15, due to the PI controller terms. Further inspection of Figure 2.15 depicts a
perturbation in the measured value of i2 which indicates a coupling effect in the closed loop
system equations of Eq. 2.5. The mechanism of this coupling effect is best illustrated when
38
considering the state errors depicted in Figure 2.16. As i2,r is held constant throughout the
step event, the net power sourced to the load from the source subsystems experiences a
net decrease. In order to maintain vb,r, the bus storage device becomes active and sources
additional power to the load through ub. Doing so causes the bus voltage to deviate from
vb,r as it reacts to the ∆’s in current being sourced to the load from the various subsystems.
This results in a non-zero value in eb, as depicted in Figure 2.16, which quickly decays due
to the over-damped closed loop controls designed around ub. Further inspection of Figure
2.16 depicts non-zero values in both e1 and e2 which helps illuminate the perturbation
observed in the measured value of i2. The closed loop control law of Eq. 2.5 confirms this
as a source subsystem dependency on the bus voltage error term, λieb, and a bus subsystem
dependency on the aggregate current error term,−∑λiei, is observed. This in turn creates a
perturbation in the source subsystem closed loop system equations where a non-zero value
in e2 develops and gives rise to the coupling effect in the storage request of Figure 2.17.
Furthermore, inspection of the simulation results determined an effective time constant of
τii = 264 µs for the source subsystem closed loop response and τui = 611.6 µs for the
converter level storage.
2.6 Experimental Analysis
The simulation cases of Section 2.5 were repeated in hardware to evaluate the closed loop
performance of the HSSPFC law when using the calibrated reduced order converter model.
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The system parameters were again set to those of Eq. 2.25. For the constant power step
event of case 1, i1,r and i2,r were again changed from 1.5 to 1.0 A and 2.0 A, respectively.
For the power deficit step event of case 2, i1,r was changed from 1.5 A to 0.75 A. The loop
gains were tuned experimentally to:
KP,1 = 0.0125
KP,2 = 0.0125
KP,b = 0.01
KI,1 = 0.25
KI,2 = 0.25
KI,b = 0.025
(2.28)
The loop gains of the PID controller used to drive the bus subsystem converter were set to:
KP = 0.1
KI = 2.5
KD = 0.001
(2.29)
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Data traces were captured using a Tektronix MSO 4054 Digital Oscilloscope with a
sampling frequency of 500 kHz.
The high bandwidth current source/sink device of the bus subsystem was charged to ≈
30.0 V in order to support the considered test cases. This voltage was chosen such that
the required conversion ratio to maintain the 100 V bus reference value would keep the
1− λi term of the boost converter below 0.85. Doing so prevents a nonminimum phase
operating condition where the linear behavior of boost converter model begins to degrade
[14]. The charging procedure was conducted by running the system in open loop while
directing power from the source subsystems into the bus storage device. Upon reaching the
desired voltage, the system was switched back to closed loop and allowed to reach steady
state before being subjected to the step event.
41
2.6.1 Case 1 Hardware Testing - Constant Power Step Event
Figure 2.18: Experimental results for case 1 step changes in ii,r.
Subjecting the realized microgrid to the test conditions of case 1 in Section 2.5 yielded the
same second order behavior observed in simulation. The results are depicted in Figure 2.18
where the response was found to have a significantly slower time scale than the simulation
results of Section 2.5.1.
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Figure 2.19: Converter current FFT results for case 1 step changes in ii,r.
To better understand the response characteristics of the experimental results, the signal
traces of Figure 2.18 were post processed within MATLAB. Shown in Figure 2.19 is the
Fast Fourier Transform (FFT) of the source subsystem converter currents. From inspection
it may been shown that both traces are dominated by a 0 Hz signal component; this being
the DC gain of the power converter current signal. This component was found to be
0.902 A for i1 and 1.992 A for i2. Moving forward in the frequency spectrum illuminates
signal component at 10,000 Hz with additional components decaying in amplitude when
increasing in 10,000 Hz intervals. These components are artifacts from the switching
frequency of power converter and its associated harmonics.
Having identified the signal compositions of Figure 2.18, a FIR low-pass filter with Fs =
500,000 Hz and Fc = 100 Hz was used to extract the DC current signals from the switching
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noise of the power converter. The filter was designed at 250th order using a Hanning
window to achieve a flat passband with 0 dB gain at 0 Hz for the specified filter parameters.
The results of this are shown in Figure 2.20 where the closed loop response of the source
subsystems was found to have effective time constants τi1 ≈ 100 ms and τi2 ≈ 95 ms.
0 2 4 6 8 10 12 14 16 18 20−1
0
1
2
3
Time (Seconds)
Am
ps
Filtered Signal: Converter 1 Current
 
 
Raw
Filtered
0 2 4 6 8 10 12 14 16 18 200
2
4
Time (Seconds)
Am
ps
Filtered Signal: Converter 2 Current
 
 
Raw
Filtered
Figure 2.20: Filtered converter current signals for case 1 step changes in
ii,r.
The code used to process this data may be viewed in Appendix B.
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2.6.2 Case 2 Hardware Testing - Power Deficit Step Event
Figure 2.21: Experimental results for case 2 step changes in i1,r.
The closed loop coupling behavior introduced in Section 2.5.2 was again observed when
subjecting the realized microgrid to the test conditions of case 2. For step changes in i1,r,
the required actuation through ub to maintain the reference bus voltage induces a non-zero
value in eb and subsequently e2. This non-zero value of eb drives the closed loop response
of i2 through the coupling term λieb resulting in the perturbation depicted Figure 2.21. This
perturbation then drives the closed loop coupling term−∑λiei through the non-zero values
in ei during the step event which contributes to the blip observed at t ≈ 10 seconds in the
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bus voltage shown in Figure 2.21.
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Chapter 3
Conclusions
This chapter presents a summary of findings per the results of Sections 2.5 - 2.6 where
the value of HSSPFC in identifying storage requirements is examined. The importance of
delineating the bandwidth characteristics of the feed forward and PI terms of the source
subsystems of Eq. 2.3 is presented. Design considerations are addressed with regard
to the frequency spectrum compositions of the closed loop system. Recommendations
regarding the selection of loop gains in Eq. 2.3 are provided with the goal of reducing the
coupling behavior observed in Sections 2.5.2 and 2.6.2. A more comprehensive approach
in determining the converter resistance is postulated and an example case is formulated.
Material contained in this chapter is planned for submission as a journal publication entitled "Realization of
a DC Microgrid Utilizing Hamiltonian Surface Shaping and Power Flow Control".
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3.1 Summary of Findings
Considering the simulation results of Section 2.5, the value of using HSSPFC in
determining closed loop storage requirements is presented. Per the closed loop controller
design, the resulting converter level storage should posses a 2nd order response with an
effective time constant τ ≈ 600−700 µs. Having identified this, the results may be used as
a design benchmark for realizing the converter level storage devices when considering the
closed loop controller requirements. Furthermore, the results suggest that for sufficiently
large ∆’s in ii,r the feed forward components Riii,r + λivb,r − vi of Eq. 2.3 contain
significantly more bandwidth that their associated PI components KP,iei+KI,i
∫
ei dt. This
stresses the importance of both selected reference values and well-known converter losses
if the closed loop system performance is to be extremized.
The hardware results of Section 2.6 tell a similar story where the loop gains were
determined experimentally such that the closed loop response of the HSSPFC law was
slower than that of the programmable DC power supply’s internal controller. What
this indicates is that for slow time scale analysis, the reduced order model approached
developed in this work in valid. While this result is bounded within the limitations imposed
by the programmable DC power supply, it is likely that the model reduction method will
hold at faster time scales. If a higher bandwidth power supply could be sourced it is
expected that the closed loop system performance could be increased significantly for the
48
test bench case presented in this work.
The FFT results of Section 2.6.1 provide an interesting design consideration when selecting
the controller gains of Eq. 2.3. Should the design require a closed loop response near
the 10,000 Hz mark, stability issues may arise when considering the switching frequency
of the power converter. An aggressive notch or bandstop filter designed to remove the
switching artifacts from the system dynamics provides an elucidation to this issue. While
not encountered in the realization process presented in this work, the notion of designing the
closed loop controls around the power converter switching frequency band is an important
consideration for future microgrids utilizing a similar hardware topology.
The simulation results of Section 2.5.2 for the power deficit step event of case 2 illuminates
the effects of ∆’s in the total power sourced to the fixed load through the source subsystems.
This suggest that the closed loop controller specifications should be selected such that the
bus storage is overdamped. Doing so minimizes oscillation in the controller effort when
responding to ∆’s in the total power sourced to the bus which would otherwise reflect back
into the source subsystems through the coupling terms. Furthermore, this approach may
be extended to the closed loop controllers deployed to the source subsystems such that any
oscillations in converter current due to changes in ii,r are minimized and reduce rippling
in the bus voltage. Again, the hardware results depicted in Figure 2.21 echo those of the
simulation results presented in Section 2.5.2 and experience the same time-scale reduction
due to the hardware limitations of the programmable DC power supply. It is recommended
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that the controller gains of Eq. 2.3 be selected such that they add significant damping to the
closed loop system therefore minimizing the coupling effect of the HSSPFC law.
3.2 Future Work
While the statistical mean approximation for Ri quantified the converter resistance, it
introduces an error in the Riii,r feed forward component of Eq. 2.3 which results in the need
for additional controller effort in the converter level storage device. Active Disturbance
Rejection Control (ADRC) by Han presents an interesting method to address ambiguities
in the plant model by considering the derivative of the plant response as an additional state
through a state observer [15]. Through its application, the controller would be freed from its
dependency on Ri altogether but require reformulation of the deployed controller solution.
While ADRC would rectify this issue, an optimization approach presented as follows and
is readily deployable to the realized system.
The absolute error between the linear solution space and mean calculated value of Ri is
depicted in Figure 3.1
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Figure 3.1: Absolute error between linear regression and calculated mean
Ri.
Here it is shown that the resulting error in Ri is dependent on the selection of λi and ii,r.
One method to address this is to cast the selection of λi and ii,r as an optimization problem
which aims to minimize the error in Ri. Defining the zero error Ri operating point as λi0
and ii,r0 , the cost function of Eq. 3.1,
J =
∫
(λi0−λi)2+(ii,r0− ii,r)2dt, (3.1)
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accrues cost for selections of λi and ii,r which deviate from the zero error Ri operating
point. This in turn vectors the selection of λi and ii,r towards minimum error in Ri if the
cost function is subjected to the equality constraint of Eq. 3.2,
Poptimal = PHSSPFC. (3.2)
By defining Poptimal as the resulting converter output power through the optimal λi and ii,r
selections and PHSSPFC is the commanded power output requirement from the HSSPFC
control law, this method is feasible.
This approach is demonstrated through Fig. 3.1 where the zero error Ri operating point was
found to occur at λi = 29.6% and ii,r = 1.8 A. By defining λi0 and ii,r0 appropriately, the
cost function of Eq. 3.1 provides an elucidation to the shortcomings of the statistical mean
calibration method presented in Section 2.4. As the operating point is likely to deviate from
the zero error Ri operating point, additional overheard in converter level storage will be
required. For significantly large microgrid topologies, this results in additional fiscal cost
when realizing the system in hardware. The gravity of this becomes more apparent when
considering storage cost of $750 - $1,000 per kWH for Li-ion battery storage mediums [7].
For the sake of this work, the additional storage required was considered negligible and the
mean calculated value of Ri was used.
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Appendix A
Converter Calibration Data
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Table A.1
Converter calibration data for Ri and η calculations.
λi ir ui vi + ui vb Ri Pin Pout η
0.2 0.5 -36.8999 3.015 8.975 2.44 1.5075 0.8975 0.595356551
0.2 1.0001 -34.55 5.395 19.062 1.582441756 5.3955395 3.81278124 0.70665431
0.2 1.5001 -32.2336 7.753 28.996 1.302446504 11.6302753 8.69937992 0.747994325
0.2 2 -29.9142 10.085 38.895 1.153 20.17 15.558 0.77134358
0.2 2.5001 -27.6193 12.439 48.795 1.071957122 31.0987439 24.3984759 0.784548597
0.2 3.0001 -25.2998 14.773 58.675 1.012632912 44.3204773 35.2061735 0.794354566
0.2 3.5 -22.9987 17.109 68.575 0.969714286 59.8815 48.0025 0.801624876
0.300012 0.5 -34.5744 5.368 13.562 2.598474512 2.684 2.034381372 0.757966234
0.300012 1.0001 -29.8349 10.173 28.135 1.731989181 10.1740173 8.441681704 0.829729443
0.300012 1.5001 -25.0984 14.986 42.775 1.435228785 22.4804986 19.25080325 0.856333465
0.300012 2 -20.3436 19.808 57.535 1.27340479 39.616 34.52238084 0.871425203
0.300012 2.5001 -15.6224 24.605 72.155 1.183006336 61.5149605 54.12057939 0.879795402
0.300012 3.0001 -10.8982 29.415 86.793 1.125315317 88.2479415 78.11942844 0.885226637
0.300012 3.5 -6.1647 34.218 101.487 1.077337759 119.763 106.5656125 0.889804134
0.400006 0.5 -31.4249 8.556 17.941 2.758984708 4.278 3.588253823 0.83876901
0.400006 1.0001 -23.3222 16.782 37.305 1.859590211 16.7836782 14.92371605 0.889180302
0.400006 1.5001 -15.2593 24.973 56.625 1.548336944 37.4619973 33.97777466 0.906993143
0.400006 2 -7.1993 33.173 76.006 1.385071982 66.346 60.80571207 0.916494017
0.400006 2.5001 0.8332 41.315 95.294 1.278680147 103.2916315 95.29924123 0.922623061
0.400006 3.0001 8.8595 49.486 114.564 1.219863543 148.4629486 137.4834448 0.926045495
0.400006 3.5 16.8981 57.657 133.802 1.181542054 201.7995 187.3256098 0.928275887
0.5 0.5 -27.4728 12.571 22.145 2.997 6.2855 5.53625 0.880797073
0.5 1.0001 -15.1646 25.067 46.107 2.01329867 25.0695067 23.05580535 0.91967527
0.5 1.5001 -2.8535 37.591 70.171 1.670221985 56.3902591 52.63175855 0.933348408
0.5 2 9.4241 50.073 94.127 1.50475 100.146 94.127 0.939897749
0.5 2.5001 21.7322 62.568 118.184 1.390344386 156.4262568 147.7359092 0.944444444
0.599994 0.5 -22.663 17.448 26.475 3.1263177 8.724 7.942420575 0.910410428
0.599994 1.0001 -5.2736 35.122 55.059 2.086721682 35.1255122 33.03837315 0.940580538
0.599994 1.5001 12.1342 52.815 83.732 1.717420433 79.2277815 75.36307028 0.951220252
0.599994 2 29.548 70.476 112.327 1.540236981 140.952 134.7910521 0.956290454
0.699988 0.5 -17.1239 23.079 30.636 3.268335264 11.5395 10.72241618 0.929192442
0.699988 1.0001 6.4486 47.034 64.048 2.200948481 47.0387034 44.83731471 0.953200481
0.699988 1.5001 30.015 70.954 97.483 1.811259113 106.4380954 102.362219 0.961706602
0.799997 0.5 -10.5716 29.751 35.014 3.479810084 14.8755 14.00554748 0.941517763
0.799997 1.0001 20.127 60.929 73.256 2.324187349 60.9350929 58.61044069 0.961850354
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Appendix B
MATLAB Code
B.1 Data Analysis Script
% The f o l l o w i n g s c r i p t p a r s e s t h e d a t a c o l l e c t e d on a
% T e k t r o n i x 4054 D i g i t a l O s c i l l o s c o p e sa m p l i n g a t 500 kHz .
% The o u t p u t i s a FFT of t h e c o n v e r t e r c u r r e n t s and
% f i l t e r e d DC s i g n a l s e x t r a c t e d from t h e s w i t c h i n g n o i s e
% of t h e c o n v e r t e r .
% c l e a r / c l o s e a l l
c l o s e a l l
c l e a r a l l
c l c
% i m p o r t t h e d a t a v i a i m p o r t t o o l from t h e . csv f i l e
% produced by t h e scope
l o a d ( ’ c a s e 1 _ d a t a . mat ’ )
58
% s t r u c t u r e t h e d a t a as f o l l o w s :
% c u r r e n t t r a c e − ch 1
d a t a . v a l u e s ( : , 1 ) = A;
% c u r r e n t t r a c e − ch 2
d a t a . v a l u e s ( : , 2 ) = A1 ;
% d t ( s e c o n d s )
d a t a . d t = mean ( d i f f ( V e r t i c a l U n i t s ) ) ;
% t ime v e c t o r ( s e c o n d s )
d a t a . t ime = [ d a t a . d t : d a t a . d t : d a t a . d t . . .
∗ l e n g t h ( V e r t i c a l U n i t s ) ] ;
% v e c t o r h e a d e r ( names )
d a t a . h e a d e r = { ’ C o n v e r t e r 1 C u r r e n t ’ , . . .
’ C o n v e r t e r 2 C u r r e n t ’ }
% c l e a n up t h e worksapce
c l e a r A A1 V e r t i c a l U n i t s
s ave ( ’ d a t a . mat ’ )
% p a r s e t h e workspace f o r . mat f i l e s ( a l l o w s f o r m o d u l a r i t y )
d a t a _ s e t _ I D = d i r ( ’ ∗ . mat ’ ) ;
% loop t h r o u g h a v a i l a b l e o p t i o n s and c o n s t r u c t l i s t t o
% choose from
d i s p ( s p r i n t f ( ’ \ n S e l e c t F i l e : \ n ’ ) ) ;
f o r i = 1 : l e n g t h ( d a t a _ s e t _ I D )
d a t a _ s t r i n g = [ num2s t r ( i ) , ’ : ’ , . . .
d a t a _ s e t _ I D ( i ) . name , ’ \ n ’ ] ;
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d i s p ( s p r i n t f ( d a t a _ s t r i n g ) )
end
% prompt t o make a s e l e c t i o n
d a t a _ s e t _ s e l e c t i o n = i n p u t ( ’ Data S e t S e l e c t i o n : ’ ) ;
w h i l e ( i s e m p t y ( d a t a _ s e t _ s e l e c t i o n ) | | d a t a _ s e t _ s e l e c t i o n . . .
<= 0 | | d a t a _ s e t _ s e l e c t i o n > l e n g t h ( d a t a _ s e t _ I D ) )
d i s p ( s p r i n t f ( ’ \ n I n v a l i d S e l e c t i o n ! \ n ’ ) )
d a t a _ s e t _ s e l e c t i o n = i n p u t ( ’ Data S e t S e l e c t i o n : ’ ) ;
end
% l o a d t h e d a t a s e t
s i g n a l _ s e t = i m p o r t d a t a ( d a t a _ s e t _ I D . . .
( d a t a _ s e t _ s e l e c t i o n ) . name )
% s e t u p DSP params
% l o a d FIR f i l t e r c o e f f i c i e n t v e c t o r from FDA t o o l :
l o a d ( ’ f i l t e r _ c o e f f i c i e n t s . mat ’ )
% FIR a v e c t o r
a_vec = z e r o s ( 1 , . . .
l e n g t h ( f i l t e r _ c o e f f i c i e n t s ) ) ;
% i n i t t o 1 . . .
a_vec ( 1 ) = 1 ;
% FIR b v e c t o r
b_vec = f i l t e r _ c o e f f i c i e n t s ;
% b l o c k s i z e (N)
N = s i z e ( s i g n a l _ s e t . v a l u e s , 1 ) ;
% s a m p l i n g f r e q u e n c y ( Hz )
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Fs = 1 / s i g n a l _ s e t . d t ;
% t ime s t e p ( s e c o n d s )
d t = s i g n a l _ s e t . d t ;
% run FIR LPF and FFT s c r i p t
f o r i = 1 : s i z e ( s i g n a l _ s e t . v a l u e s , 2 )
% FIR LPF − u s e s f i l t f i l t t o m a i n t a i n phase
s i g n a l _ s e t . f i l t e r e d ( : , i ) = f i l t f i l t ( b_vec , a_vec , . . .
s i g n a l _ s e t . v a l u e s ( : , i ) ) ;
% f f t a n a l y s i s
% n o r m a l i z e f o r window
[ s i g _ n o r m a l i z e d , . . .
s c a l e _ f a c t o r ] = h e a t h _ n o r m a l i z e ( . . .
s i g n a l _ s e t . v a l u e s ( : , i ) ) ;
% compute f f t
[ f f t _ s o l u t i o n , . . .
f r e q u e n c y _ s p e c t r u m ] = h e a t h _ f f t ( . . .
s i g _ n o r m a l i z e d , . . .
N, Fs , 2 , 1 ) ;
% re−s c a l e t h e s i g n a l
s i g n a l _ s e t . f f t ( : , i ) = f f t _ s o l u t i o n . . .
∗ s c a l e _ f a c t o r ;
% save o f f f r e q spec
s i g n a l _ s e t . f f t _ f r e q ( : , i ) = f r e q u e n c y _ s p e c t r u m ;
end
61
B.2 Fast Fourier Transform Script
f u n c t i o n [ f f t _ s o l , f r e q _ s p e c t r u m ] = h e a t h _ f f t ( s i g , N , . . .
Fs , wind , c o r r e c t i o n )
% The f o l l o w i n g f u n c t i o n p r o d u c e s a s i n g l e s i d e d l i n e a r
% a m p l i t u d e s p e c t r u m FFT on t h e i n p u t s i g n a l , s i g .
% I t r e q u i r e s t h e b l o c k s i z e , s a m p l i n g f r e q u e n c y ,
% and t h e i n p u t s i g n a l .
% compute t h e FFT f o r t h e i n p u t s i g n a l
% c a l c u l a t e s a m p l i n g p a r a m e t e r s
% t ime s t e p ( s e c o n d s )
d e l t a _ t = 1 / Fs ;
% s a m p l i n g p e r i o d ( s e c o n d s )
T = N∗ d e l t a _ t ;
% l o w e s t r e s o l v a b l e f r e q ( Hz )
d e l t a _ f = 1 / T ;
% c o n s t r u c t s i n g l e s i d e d l i n e a r f r e q u e n c y s p e c t r u m
f r e q _ s p e c t r u m = [ 0 : d e l t a _ f : ( ( N/2)−1)∗ d e l t a _ f ] ;
% c a l c u l a t e t h e r e q u e s t e d window
[ wind , c f ] = heath_window (N, Fs , wind , c o r r e c t i o n ) ;
% c o r r e c t window o r i e n t a t i o n
wind = t r a n s p o s e ( wind ) ;
% a p p l y window t o t h e i n p u t s i g n a l
s i g = ( s i g .∗ wind )∗ c f ;
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% c a l c u l a t e do ub l e s i d e d a m p l i t u d e s p e c t r u m
f f t _ s o l = f f t ( s i g ) / N;
% c a l c u l a t e s i n g l e s i d e d a m p l i t u d e s p e c t r u m
f f t _ s o l ( 2 :N) = ( 2 )∗ abs ( f f t _ s o l ( 2 :N ) ) ;
% r e t u r n f r e q u e n c y s p e c t r u m ( a m p l i t u d e )
f f t _ s o l = f f t _ s o l ( 1 : ( N / 2 ) ) ;
B.3 Fast Fourier Transform Window Script
f u n c t i o n [w, c f ] = heath_window (N, Fs , wind , c o r r e c t i o n )
% The f o l l o w i n g f u n c t i o n p r o d u c e s e i t h e r a r e c t a n g u l a r ,
% hanning , o r f l a t t o p window which may be a p p l i e d t o t h e
% i n p u t s i g n a l . I t r e q u i r e s t h e b l o c k s i z e and s am p l i n g
% f r e q u e n c y i n a d d i t i o n t o t h e i n p u t s i g n a l .
% c o n s t r u c t a t ime h i s t o r y f o r t h e window
% t ime s t e p ( s e c o n d s )
d e l t a _ t = 1 / Fs ;
t ime = z e r o s ( 1 , N ) ;
% r e a l i t i v e t ime h i s t o r y ( s e c o n d s )
t ime ( 1 ) = 0 ;
f o r i = 2 :N
t ime ( i ) = t ime ( i −1) + d e l t a _ t ;
end
% c r e a t e t h e window based on t h e use r ’ s s e l e c t i o n
% 1 : R e c t a n g u l a r Window
% 2 : Hanning Window
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% 3 : F l a t t o p Window
% c a l c u l a t e t h e r e q u e s t e d window
i f wind == 1
w = ones ( 1 , N ) ;
e l s e i f wind == 2
w = 0 . 5 − 0 . 5∗ cos ( ( 2∗ p i ∗ t ime ) / ( N/ Fs ) ) ;
e l s e i f wind == 3
w = 0 .2395 − 0 .4481∗ cos ( ( 2∗ p i . ∗ t ime ) / ( N/ Fs ) ) + . . .
0 .2585∗ cos ( ( 4∗ p i . ∗ t ime ) / ( N/ Fs ) ) + 0 . 0 4 3 9 ∗ . . .
cos ( ( 6∗ p i . ∗ t ime ) / ( N/ Fs ) ) ;
end
% c a l c u l a t e t h e r e q u e s t e d c o r r e c t i o n f a c t o r
i f c o r r e c t i o n == 1
c f = 1 / mean (w ) ;
e l s e i f c o r r e c t i o n == 2
c f = 1 / ( mean (w) ^ 2 ) ;
end
B.4 Fast Fourier Transform Normalization Script
f u n c t i o n [ s ig_no rma l , s f ] = h e a t h _ n o r m a l i z e ( s i g )
% The f o l l o w i n g f u n c t i o n n o r m a l i z e s t h e i n p u t s i g n a l t o an
% a m p l i t u d e o f 1 such t h a t a window may be a p p l i e d
s f = max ( s i g ) ;
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s i g _ n o r m a l = s i g / s f ;
65
